|
|
| version 1.5, 2003/11/29 00:36:00 | version 1.6, 2003/11/29 03:38:26 |
|---|---|
| Line 9 | Line 9 |
| #define USE_HIMEM | #define USE_HIMEM |
| #define MEMORY_DEBUG | // #define MEMORY_DEBUG |
| // ---- write byte | // ---- write byte |
| Line 543 static REG16 MEMCALL grcgw_tcr0(UINT32 a | Line 543 static REG16 MEMCALL grcgw_tcr0(UINT32 a |
| if (!(grcg.modereg & 8)) { | if (!(grcg.modereg & 8)) { |
| ret |= LOADINTELWORD(vram + VRAM0_E) ^ grcg.tile[3].w; | ret |= LOADINTELWORD(vram + VRAM0_E) ^ grcg.tile[3].w; |
| } | } |
| return(~ret); | return((UINT16)~ret); |
| } | } |
| static REG16 MEMCALL grcgw_tcr1(UINT32 address) { | static REG16 MEMCALL grcgw_tcr1(UINT32 address) { |
| Line 791 REG8 MEMCALL i286_memoryread(UINT32 addr | Line 791 REG8 MEMCALL i286_memoryread(UINT32 addr |
| REG8 r; | REG8 r; |
| r = _i286_memoryread(address); | r = _i286_memoryread(address); |
| if (r & 0xffffff00) { | if (r & 0xffffff00) { |
| TRACEOUT(("error i286_memoryread %x", r)); | TRACEOUT(("error i286_memoryread %x %x", address, r)); |
| } | } |
| return(r); | return(r); |
| } | } |
| Line 802 REG16 MEMCALL i286_memoryread_w(UINT32 a | Line 802 REG16 MEMCALL i286_memoryread_w(UINT32 a |
| r = _i286_memoryread_w(address); | r = _i286_memoryread_w(address); |
| if (r & 0xffff0000) { | if (r & 0xffff0000) { |
| TRACEOUT(("error i286_memoryread_w %x", r)); | TRACEOUT(("error i286_memoryread_w %x %x", address, r)); |
| } | } |
| return(r); | return(r); |
| } | } |