|
|
| version 1.25, 2004/03/12 13:34:08 | version 1.28, 2004/03/25 08:51:24 |
|---|---|
| Line 464 void set_eflags(UINT32 new_flags, UINT32 | Line 464 void set_eflags(UINT32 new_flags, UINT32 |
| #endif /* IA32_SUPPORT_PREFETCH_QUEUE */ | #endif /* IA32_SUPPORT_PREFETCH_QUEUE */ |
| #define CPU_MODE_SUPERVISER 0 | #define CPU_MODE_SUPERVISER 0 |
| #define CPU_MODE_USER 1 | #define CPU_MODE_USER (1 << 3) |
| #define CPU_SET_CPL(cpl) \ | #define CPU_SET_CPL(cpl) \ |
| do { \ | do { \ |
| UINT8 __t = (UINT8)((cpl) & 3); \ | UINT8 __t = (UINT8)((cpl) & 3); \ |
| Line 522 do { \ | Line 522 do { \ |
| #define CPU_CR0_NW (1 << 29) | #define CPU_CR0_NW (1 << 29) |
| #define CPU_CR0_CD (1 << 30) | #define CPU_CR0_CD (1 << 30) |
| #define CPU_CR0_PG (1 << 31) | #define CPU_CR0_PG (1 << 31) |
| #define CPU_CR0_ALL (CPU_CR0_PE|CPU_CR0_MP|CPU_CR0_EM|CPU_CR0_TS|CPU_CR0_ET|CPU_CR0_NE|CPU_CR0_WP|CPU_CR0_AM|CPU_CR0_NW|CPU_CR0_CD|CPU_CR0_PG) | |
| #define CPU_CR3_PD_MASK 0xfffff000 | #define CPU_CR3_PD_MASK 0xfffff000 |
| #define CPU_CR3_PWT (1 << 3) | #define CPU_CR3_PWT (1 << 3) |
| Line 582 void ia32_setextsize(UINT32 size); | Line 583 void ia32_setextsize(UINT32 size); |
| void ia32reset(void); | void ia32reset(void); |
| void ia32shut(void); | void ia32shut(void); |
| void ia32a20enable(BOOL enable); | |
| void ia32(void); | void ia32(void); |
| void ia32_step(void); | void ia32_step(void); |
| void CPUCALL ia32_interrupt(int vect, int soft); | void CPUCALL ia32_interrupt(int vect, int soft); |