|
|
| version 1.8, 2007/02/06 14:20:57 | version 1.9, 2008/03/22 04:03:07 |
|---|---|
| Line 64 check_io(UINT port, UINT len) | Line 64 check_io(UINT port, UINT len) |
| } | } |
| } | } |
| #if defined(IA32_SUPPORT_DEBUG_REGISTER) && CPU_FAMILY >= 5 | |
| INLINE static void IOOUTCALL | |
| check_ioport_break_point(UINT port, UINT length) | |
| { | |
| int i; | |
| if (CPU_STAT_BP && !(CPU_EFLAG & RF_FLAG)) { | |
| for (i = 0; i < CPU_DEBUG_REG_INDEX_NUM; i++) { | |
| if ((CPU_STAT_BP & (1 << i)) | |
| && (CPU_DR7_GET_RW(i) == CPU_DR7_RW_IO) | |
| && ((port <= CPU_DR(i) && port + length > CPU_DR(i)) | |
| || (port > CPU_DR(i) && port <= CPU_DR(i) + CPU_DR7_GET_LEN(i)))) { | |
| CPU_STAT_BP_EVENT |= CPU_STAT_BP_EVENT_B(i); | |
| } | |
| } | |
| } | |
| } | |
| #else | |
| #define check_ioport_break_point(port, length) | |
| #endif | |
| UINT8 | UINT8 |
| cpu_in(UINT port) | cpu_in(UINT port) |
| { | { |
| Line 93 cpu_in(UINT port) | Line 71 cpu_in(UINT port) |
| if (CPU_STAT_PM && (CPU_STAT_VM86 || (CPU_STAT_CPL > CPU_STAT_IOPL))) { | if (CPU_STAT_PM && (CPU_STAT_VM86 || (CPU_STAT_CPL > CPU_STAT_IOPL))) { |
| check_io(port, 1); | check_io(port, 1); |
| } | } |
| check_ioport_break_point(port, 1); | |
| return iocore_inp8(port); | return iocore_inp8(port); |
| } | } |
| Line 104 cpu_in_w(UINT port) | Line 81 cpu_in_w(UINT port) |
| if (CPU_STAT_PM && (CPU_STAT_VM86 || (CPU_STAT_CPL > CPU_STAT_IOPL))) { | if (CPU_STAT_PM && (CPU_STAT_VM86 || (CPU_STAT_CPL > CPU_STAT_IOPL))) { |
| check_io(port, 2); | check_io(port, 2); |
| } | } |
| check_ioport_break_point(port, 2); | |
| return iocore_inp16(port); | return iocore_inp16(port); |
| } | } |
| Line 115 cpu_in_d(UINT port) | Line 91 cpu_in_d(UINT port) |
| if (CPU_STAT_PM && (CPU_STAT_VM86 || (CPU_STAT_CPL > CPU_STAT_IOPL))) { | if (CPU_STAT_PM && (CPU_STAT_VM86 || (CPU_STAT_CPL > CPU_STAT_IOPL))) { |
| check_io(port, 4); | check_io(port, 4); |
| } | } |
| check_ioport_break_point(port, 4); | |
| return iocore_inp32(port); | return iocore_inp32(port); |
| } | } |
| Line 126 cpu_out(UINT port, UINT8 data) | Line 101 cpu_out(UINT port, UINT8 data) |
| if (CPU_STAT_PM && (CPU_STAT_VM86 || (CPU_STAT_CPL > CPU_STAT_IOPL))) { | if (CPU_STAT_PM && (CPU_STAT_VM86 || (CPU_STAT_CPL > CPU_STAT_IOPL))) { |
| check_io(port, 1); | check_io(port, 1); |
| } | } |
| check_ioport_break_point(port, 1); | |
| iocore_out8(port, data); | iocore_out8(port, data); |
| } | } |
| Line 137 cpu_out_w(UINT port, UINT16 data) | Line 111 cpu_out_w(UINT port, UINT16 data) |
| if (CPU_STAT_PM && (CPU_STAT_VM86 || (CPU_STAT_CPL > CPU_STAT_IOPL))) { | if (CPU_STAT_PM && (CPU_STAT_VM86 || (CPU_STAT_CPL > CPU_STAT_IOPL))) { |
| check_io(port, 2); | check_io(port, 2); |
| } | } |
| check_ioport_break_point(port, 2); | |
| iocore_out16(port, data); | iocore_out16(port, data); |
| } | } |
| Line 148 cpu_out_d(UINT port, UINT32 data) | Line 121 cpu_out_d(UINT port, UINT32 data) |
| if (CPU_STAT_PM && (CPU_STAT_VM86 || (CPU_STAT_CPL > CPU_STAT_IOPL))) { | if (CPU_STAT_PM && (CPU_STAT_VM86 || (CPU_STAT_CPL > CPU_STAT_IOPL))) { |
| check_io(port, 4); | check_io(port, 4); |
| } | } |
| check_ioport_break_point(port, 4); | |
| iocore_out32(port, data); | iocore_out32(port, data); |
| } | } |