|
|
| version 1.27, 2008/03/22 04:03:07 | version 1.30, 2011/12/20 02:00:32 |
|---|---|
| Line 1 | Line 1 |
| /* $Id$ */ | |
| /* | /* |
| * Copyright (c) 2002-2003 NONAKA Kimihiro | * Copyright (c) 2002-2003 NONAKA Kimihiro |
| * All rights reserved. | * All rights reserved. |
| Line 36 | Line 34 |
| #include "iocore.h" | #include "iocore.h" |
| #include "dmax86.h" | #include "dmax86.h" |
| #include "bios.h" | #include "bios.h" |
| #if defined(IA32_REBOOT_ON_PANIC) | |
| #include "pccore.h" | |
| #endif | |
| void | void |
| Line 52 ia32_initreg(void) | Line 47 ia32_initreg(void) |
| CPU_EFLAG = 2; | CPU_EFLAG = 2; |
| CPU_CR0 = CPU_CR0_CD | CPU_CR0_NW | CPU_CR0_ET; | CPU_CR0 = CPU_CR0_CD | CPU_CR0_NW | CPU_CR0_ET; |
| #if defined(USE_FPU) | #if defined(USE_FPU) |
| CPU_CR0 |= CPU_CR0_EM | CPU_CR0_NE; | |
| CPU_CR0 &= ~CPU_CR0_MP; | |
| #else | |
| CPU_CR0 |= CPU_CR0_ET; | CPU_CR0 |= CPU_CR0_ET; |
| #else | |
| CPU_CR0 |= CPU_CR0_EM | CPU_CR0_NE; | |
| CPU_CR0 &= ~(CPU_CR0_MP | CPU_CR0_ET); | |
| #endif | #endif |
| CPU_MXCSR = 0x1f80; | CPU_MXCSR = 0x1f80; |