|
|
| version 1.30, 2011/12/20 02:00:32 | version 1.31, 2012/01/08 11:36:06 |
|---|---|
| Line 125 ia32(void) | Line 125 ia32(void) |
| break; | break; |
| } | } |
| #if defined(IA32_SUPPORT_DEBUG_REGISTER) | |
| do { | |
| exec_1step(); | |
| if (dmac.working) { | |
| dmax86(); | |
| } | |
| } while (CPU_REMCLOCK > 0); | |
| #else | |
| if (CPU_TRAP) { | if (CPU_TRAP) { |
| do { | do { |
| exec_1step(); | exec_1step(); |
| Line 152 ia32(void) | Line 144 ia32(void) |
| exec_1step(); | exec_1step(); |
| } while (CPU_REMCLOCK > 0); | } while (CPU_REMCLOCK > 0); |
| } | } |
| #endif | |
| } | } |
| void | void |
| Line 180 ia32_step(void) | Line 171 ia32_step(void) |
| do { | do { |
| exec_1step(); | exec_1step(); |
| #if !defined(IA32_SUPPORT_DEBUG_REGISTER) | |
| if (CPU_TRAP) { | if (CPU_TRAP) { |
| CPU_DR6 |= CPU_DR6_BS; | CPU_DR6 |= CPU_DR6_BS; |
| INTERRUPT(1, INTR_TYPE_EXCEPTION); | INTERRUPT(1, INTR_TYPE_EXCEPTION); |
| } | } |
| #endif | |
| if (dmac.working) { | if (dmac.working) { |
| dmax86(); | dmax86(); |
| } | } |