|
|
| version 1.12, 2004/03/23 15:29:34 | version 1.20, 2011/01/15 17:17:23 |
|---|---|
| Line 1 | Line 1 |
| /* $Id$ */ | |
| /* | /* |
| * Copyright (c) 2002-2003 NONAKA Kimihiro | * Copyright (c) 2002-2003 NONAKA Kimihiro |
| * All rights reserved. | * All rights reserved. |
| Line 12 | Line 10 |
| * 2. Redistributions in binary form must reproduce the above copyright | * 2. Redistributions in binary form must reproduce the above copyright |
| * notice, this list of conditions and the following disclaimer in the | * notice, this list of conditions and the following disclaimer in the |
| * documentation and/or other materials provided with the distribution. | * documentation and/or other materials provided with the distribution. |
| * 3. The name of the author may not be used to endorse or promote products | |
| * derived from this software without specific prior written permission. | |
| * | * |
| * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
| * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
| Line 30 | Line 26 |
| #ifndef IA32_CPU_INTERFACE_H__ | #ifndef IA32_CPU_INTERFACE_H__ |
| #define IA32_CPU_INTERFACE_H__ | #define IA32_CPU_INTERFACE_H__ |
| #ifndef CPUCALL | |
| #define CPUCALL | |
| #endif | |
| #if !defined(QWORD_CONST) | #if !defined(QWORD_CONST) |
| #define QWORD_CONST(v) v ## ULL | #define QWORD_CONST(v) v ## ULL |
| #define SQWORD_CONST(v) v ## LL | #define SQWORD_CONST(v) v ## LL |
| Line 37 | Line 37 |
| #define CPU_isEI (CPU_FLAG & I_FLAG) | #define CPU_isEI (CPU_FLAG & I_FLAG) |
| #define CPU_isDI (!CPU_isEI) | #define CPU_isDI (!CPU_isEI) |
| #define CPU_A20EN(en) CPU_ADRSMASK = (en)?0xffffffff:0x000fffff; | |
| #define CPU_INITIALIZE() i386c_initialize() | #define CPU_INITIALIZE() i386c_initialize() |
| #define CPU_DEINITIALIZE() | #define CPU_DEINITIALIZE() |
| #define CPU_RESET() ia32reset() | #define CPU_RESET() ia32reset() |
| #define CPU_CLEARPREFETCH() CPU_PREFETCH_CLEAR() | #define CPU_CLEARPREFETCH() |
| #define CPU_INTERRUPT(vect, soft) ia32_interrupt(vect, soft) | #define CPU_INTERRUPT(vect, soft) ia32_interrupt(vect, soft) |
| #define CPU_EXEC() ia32() | #define CPU_EXEC() ia32() |
| #define CPU_EXECV30() ia32() | #define CPU_EXECV30() ia32() |
| #define CPU_SHUT() ia32shut() | #define CPU_SHUT() ia32shut() |
| #define CPU_SETEXTSIZE(size) ia32_setextsize((UINT32)(size) << 20) | #define CPU_SETEXTSIZE(size) ia32_setextsize((UINT32)(size) << 20) |
| #define CPU_SETEMM(frame, addr) | #define CPU_SETEMM(frame, addr) ia32_setemm(frame, addr) |
| #define cpu_memorywrite(a,v) i286_memorywrite(a,v) | #define cpu_memorywrite(a,v) memp_write8(a,v) |
| #define cpu_memorywrite_b(a,v) i286_memorywrite(a,v) | #define cpu_memorywrite_b(a,v) memp_write8(a,v) |
| #define cpu_memorywrite_w(a,v) i286_memorywrite_w(a,v) | #define cpu_memorywrite_w(a,v) memp_write16(a,v) |
| #define cpu_memorywrite_d(a,v) i286_memorywrite_d(a,v) | #define cpu_memorywrite_d(a,v) memp_write32(a,v) |
| #define cpu_memoryread(a) i286_memoryread(a) | #define cpu_memoryread(a) memp_read8(a) |
| #define cpu_memoryread_b(a) i286_memoryread(a) | #define cpu_memoryread_b(a) memp_read8(a) |
| #define cpu_memoryread_w(a) i286_memoryread_w(a) | #define cpu_memoryread_w(a) memp_read16(a) |
| #define cpu_memoryread_d(a) i286_memoryread_d(a) | #define cpu_memoryread_d(a) memp_read32(a) |
| #define cpu_memoryread_region(a,p,l) memp_read(a,p,l) | #define cpu_memoryread_region(a,p,l) memp_reads(a,p,l) |
| #define cpu_memorywrite_region(a,p,l) memp_write(a,p,l) | #define cpu_memorywrite_region(a,p,l) memp_writes(a,p,l) |
| void i386c_initialize(void); | void i386c_initialize(void); |