|
|
| version 1.6, 2004/02/19 06:10:13 | version 1.10, 2004/02/29 03:10:03 |
|---|---|
| Line 31 typedef struct { | Line 31 typedef struct { |
| int palnum; | int palnum; |
| UINT8 degpal[4]; | UINT8 degpal[4]; |
| RGB32 anapal[16]; | RGB32 anapal[16]; |
| UINT32 dispclock; | UINT32 dispclock; |
| UINT32 vsyncclock; | UINT32 vsyncclock; |
| UINT32 rasterclock; | UINT32 rasterclock; |
| UINT32 hsyncclock; | UINT32 hsyncclock; |
| #if defined(SUPPORT_PC9821) | |
| UINT8 anareg[16*3 + 256*4]; | |
| #endif | |
| } _GDC, *GDC; | } _GDC, *GDC; |
| typedef struct { | typedef struct { |
| Line 62 enum { | Line 65 enum { |
| GDCSCRN_MAKE = (GDCSCRN_ALLDRAW | GDCSCRN_REDRAW), | GDCSCRN_MAKE = (GDCSCRN_ALLDRAW | GDCSCRN_REDRAW), |
| GDCWORK_MASTER = 0, | GDCWORK_MASTER = 0, |
| GDCWORK_SLAVE = 1 | GDCWORK_SLAVE = 1, |
| GDCANALOG_16 = 0, | |
| GDCANALOG_256 = 1, | |
| GDCANALOG_256E = 2, | |
| GDCDISP_PLAZMA = 0, | |
| GDCDISP_ANALOG = 1, | |
| GDCDISP_PLAZMA2 = 2, | |
| GDCDISP_15 = 6, | |
| GDCDISP_31 = 7 | |
| }; | }; |
| Line 75 void gdc_bind(void); | Line 88 void gdc_bind(void); |
| void gdc_vectreset(GDCDATA item); | void gdc_vectreset(GDCDATA item); |
| void gdc_work(int id); | void gdc_work(int id); |
| void gdc_forceready(GDCDATA item); | void gdc_forceready(int id); |
| void gdc_paletteinit(void); | void gdc_paletteinit(void); |
| void gdc_setdegitalpal(int color, REG8 value); | void gdc_setdegitalpal(int color, REG8 value); |
| void gdc_setanalogpal(int color, int rgb, REG8 value); | void gdc_setanalogpal(int color, int rgb, REG8 value); |
| void gdc_setdegpalpack(int color, REG8 value); | void gdc_setdegpalpack(int color, REG8 value); |
| #if defined(SUPPORT_PC9821) | |
| void gdc_analogext(BOOL extend); | |
| #endif | |
| void gdc_updateclock(void); | void gdc_updateclock(void); |
| void gdc_restorekacmode(void); | void gdc_restorekacmode(void); |