|
|
| version 1.1, 2003/10/16 17:57:55 | version 1.2, 2003/10/20 13:45:09 |
|---|---|
| Line 98 static void MEMCALL _rmw(GDCPSET pset, U | Line 98 static void MEMCALL _rmw(GDCPSET pset, U |
| vramupdate[addr] |= pset->update; | vramupdate[addr] |= pset->update; |
| ptr = pset->base + addr; | ptr = pset->base + addr; |
| data = (0x80 >> bit); | data = (0x80 >> bit); |
| mask = ~bit; | mask = ~data; |
| ptr[VRAM_B] &= mask; | ptr[VRAM_B] &= mask; |
| ptr[VRAM_B] |= bit & grcg.tile[0].b[0]; | ptr[VRAM_B] |= data & grcg.tile[0].b[0]; |
| ptr[VRAM_R] &= mask; | ptr[VRAM_R] &= mask; |
| ptr[VRAM_R] |= bit & grcg.tile[1].b[0]; | ptr[VRAM_R] |= data & grcg.tile[1].b[0]; |
| ptr[VRAM_G] &= mask; | ptr[VRAM_G] &= mask; |
| ptr[VRAM_G] |= bit & grcg.tile[2].b[0]; | ptr[VRAM_G] |= data & grcg.tile[2].b[0]; |
| ptr[VRAM_E] &= mask; | ptr[VRAM_E] &= mask; |
| ptr[VRAM_E] |= bit & grcg.tile[3].b[0]; | ptr[VRAM_E] |= data & grcg.tile[3].b[0]; |
| } | } |
| else { | else { |
| pset->pattern <<= 1; | pset->pattern <<= 1; |