|
|
| version 1.11, 2004/03/04 17:36:06 | version 1.13, 2004/03/07 23:04:51 |
|---|---|
| Line 67 REG8 lio_ginit(GLIO lio) { | Line 67 REG8 lio_ginit(GLIO lio) { |
| STOREINTELWORD(lio->work.viewy2, 399); | STOREINTELWORD(lio->work.viewy2, 399); |
| lio->palmode = 0; | lio->palmode = 0; |
| MEML_WRITESTR(CPU_DS, 0x0620, &lio->work, sizeof(lio->work)); | MEML_WRITESTR(CPU_DS, 0x0620, &lio->work, sizeof(lio->work)); |
| i286_membyte_write(CPU_DS, 0x0a08, lio->palmode); | MEML_WRITE8(CPU_DS, 0x0a08, lio->palmode); |
| return(LIO_SUCCESS); | return(LIO_SUCCESS); |
| } | } |
| Line 181 REG8 lio_gscreen(GLIO lio) { | Line 181 REG8 lio_gscreen(GLIO lio) { |
| } | } |
| lio->work.scrnmode = scrnmode; | lio->work.scrnmode = scrnmode; |
| pos = lio->work.pos; | |
| switch(scrnmode) { | switch(scrnmode) { |
| case 0: | case 0: |
| mode = (pos)?0x40:0x80; | mode = (pos)?0x40:0x80; |
| Line 200 REG8 lio_gscreen(GLIO lio) { | Line 201 REG8 lio_gscreen(GLIO lio) { |
| break; | break; |
| } | } |
| mode |= disp << 4; | mode |= disp << 4; |
| TRACEOUT(("bios1842 - %.2x", mode)); | |
| bios0x18_42(mode); | bios0x18_42(mode); |
| iocore_out8(0x00a6, lio->work.access); | iocore_out8(0x00a6, lio->work.access); |
| MEML_WRITESTR(CPU_DS, 0x0620, &lio->work, sizeof(lio->work)); | MEML_WRITESTR(CPU_DS, 0x0620, &lio->work, sizeof(lio->work)); |
| Line 271 REG8 lio_gcolor1(GLIO lio) { | Line 271 REG8 lio_gcolor1(GLIO lio) { |
| lio->palmode = dat.palmode; | lio->palmode = dat.palmode; |
| } | } |
| MEML_WRITESTR(CPU_DS, 0x0620, &lio->work, sizeof(lio->work)); | MEML_WRITESTR(CPU_DS, 0x0620, &lio->work, sizeof(lio->work)); |
| i286_membyte_write(CPU_DS, 0x0a08, lio->palmode); | MEML_WRITE8(CPU_DS, 0x0a08, lio->palmode); |
| return(LIO_SUCCESS); | return(LIO_SUCCESS); |
| gcolor1_err5: | gcolor1_err5: |