|
|
| version 1.3, 2003/10/23 06:26:16 | version 1.8, 2004/01/05 06:55:48 |
|---|---|
| Line 14 FC_ARG6 equ (FC_ARG5+4) | Line 14 FC_ARG6 equ (FC_ARG5+4) |
| struc np2cfg_t | struc np2cfg_t |
| .baseclock resd 1 | |
| .multiple resd 1 | |
| .uPD72020 resb 1 | .uPD72020 resb 1 |
| .DISPSYNC resb 1 | |
| .RASTER resb 1 | |
| .realpal resb 1 | |
| endstruc | endstruc |
| Line 46 SCRN_BUFSIZE equ 04b000h | Line 47 SCRN_BUFSIZE equ 04b000h |
| GDCCMD_MAX equ 32 | GDCCMD_MAX equ 32 |
| struc i286reg_t | struc i286core_t |
| .reg resw 14 | .reg resw 14 |
| .es_base resd 1 | |
| .cs_base resd 1 | |
| .ss_base resd 1 | |
| .ds_base resd 1 | |
| .ss_fix resd 1 | |
| .ds_fix resd 1 | |
| .adrsmask resd 1 | |
| .prefix resw 1 | |
| .trap resb 1 | |
| .resetreq resb 1 | |
| .prefetchque resd 1 | |
| .GDTR resb 6 | |
| .MSW resw 1 | |
| .IDTR resb 6 | |
| .LDTR resw 1 | |
| .LDTRC resb 6 | |
| .TR resw 1 | |
| .TRC resb 6 | |
| resb 2 | |
| .cpu_type resb 1 | |
| .itfbank resb 1 | |
| .ram_d0 resw 1 | |
| .remainclock resd 1 | .remainclock resd 1 |
| .baseclock resd 1 | .baseclock resd 1 |
| .clock resd 1 | .clock resd 1 |
| .ext resd 1 | |
| .extsize resd 1 | |
| .repbak resd 1 | |
| .inport resd 1 | |
| endstruc | endstruc |
| struc gdcd_t | struc gdcd_t |
| Line 106 GDCCMD_MAX equ 32 | Line 135 GDCCMD_MAX equ 32 |
| struc extmem_t | struc extmem_t |
| .maxmem resd 1 | .maxmem resd 1 |
| .adrsmask resd 1 | |
| .pageptr resd 4 | .pageptr resd 4 |
| .target resd 1 | .target resd 1 |
| .page resd 4 | .page resd 4 |