|
|
| version 1.7, 2004/08/18 17:15:35 | version 1.8, 2004/08/20 23:01:16 |
|---|---|
| Line 2 | Line 2 |
| #define MCR_Z80INF(reg) { \ | #define MCR_Z80INF(reg) { \ |
| (reg) = iocore_inp(R_Z80BC); \ | (reg) = iocore_inp(R_Z80BC); \ |
| R_Z80F &= C_FLAG; \ | R_Z80F &= C_FLAG; \ |
| R_Z80F |= ZSPtable[(reg)]; \ | R_Z80F |= z80szp_flag[(reg)]; \ |
| } | } |
| #define MCR_Z80OUT(reg) { \ | #define MCR_Z80OUT(reg) { \ |
| Line 97 | Line 97 |
| mem_write8(R_Z80HL, (REG8)((tmp >> 4) | (R_Z80A << 4))); \ | mem_write8(R_Z80HL, (REG8)((tmp >> 4) | (R_Z80A << 4))); \ |
| R_Z80A = (R_Z80A & 0xf0) | (tmp & 0x0f); \ | R_Z80A = (R_Z80A & 0xf0) | (tmp & 0x0f); \ |
| R_Z80F &= C_FLAG; \ | R_Z80F &= C_FLAG; \ |
| R_Z80F |= ZSPtable[R_Z80A]; \ | R_Z80F |= z80szp_flag[R_Z80A]; \ |
| } | } |
| #define MCR_RLD { \ | #define MCR_RLD { \ |
| Line 106 | Line 106 |
| mem_write8(R_Z80HL, (REG8)((tmp << 4) + (R_Z80A & 0x0f))); \ | mem_write8(R_Z80HL, (REG8)((tmp << 4) + (R_Z80A & 0x0f))); \ |
| R_Z80A = (R_Z80A & 0xf0) | (tmp >> 4); \ | R_Z80A = (R_Z80A & 0xf0) | (tmp >> 4); \ |
| R_Z80F &= C_FLAG; \ | R_Z80F &= C_FLAG; \ |
| R_Z80F |= ZSPtable[R_Z80A]; \ | R_Z80F |= z80szp_flag[R_Z80A]; \ |
| } | } |
| Line 114 | Line 114 |
| REG8 tmp; \ | REG8 tmp; \ |
| tmp = iocore_inp(R_Z80BC); \ | tmp = iocore_inp(R_Z80BC); \ |
| R_Z80F &= C_FLAG; \ | R_Z80F &= C_FLAG; \ |
| R_Z80F |= ZSPtable[tmp]; \ | R_Z80F |= z80szp_flag[tmp]; \ |
| } | } |