| version 1.5, 2004/08/08 15:14:08 | version 1.7, 2004/08/11 12:08:17 | 
| Line 18  void z80dmap(void) { | Line 18  void z80dmap(void) { | 
 | r = dma.DMA_CMND; | r = dma.DMA_CMND; | 
 | if ((r & 3) == 0) return; | if ((r & 3) == 0) return; | 
 | if (dma.DMA_ENBL == 0) return; | if (dma.DMA_ENBL == 0) return; | 
| if (dma.ENDB_FLG != 0) return; | if (dma.ENDB_FLG != 0) return;                          // mod | 
 | if (r & 2) { | if (r & 2) { | 
| if (dma.MACH_FLG != 0) return; | if (dma.MACH_FLG != 0) return;                  // mod | 
 | } | } | 
 | if (dma.DMA_MODE != 1) { | if (dma.DMA_MODE != 1) { | 
 | if ((dma.WR[5] ^ dma.DMA_REDY) & 8) return; | if ((dma.WR[5] ^ dma.DMA_REDY) & 8) return; | 
| Line 48  void z80dmap(void) { | Line 48  void z80dmap(void) { | 
 | } | } | 
 | addr = *off1; | addr = *off1; | 
 | if (flag1 & 8) { | if (flag1 & 8) { | 
 | if (addr == 0x0ffb) { |  | 
 | fdcdummyread = 0; |  | 
 | } |  | 
 | dat = iocore_inp(addr); | dat = iocore_inp(addr); | 
 | } | } | 
 | else { | else { | 
| Line 59  void z80dmap(void) { | Line 56  void z80dmap(void) { | 
 | if (dma.DMA_CMND & 1) { | if (dma.DMA_CMND & 1) { | 
 | addr = *off2; | addr = *off2; | 
 | if (flag2 & 8) { | if (flag2 & 8) { | 
 | if ((addr == 0x0ffb) && (!iocore.s.mode)) { |  | 
 | fdcdummyread = 0; |  | 
 | } |  | 
 | iocore_out(addr, dat); | iocore_out(addr, dat); | 
 | } | } | 
 | else { | else { |